



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/612,678	07/02/2003	William Mar	3304.2.65	3447

21552 7590 05/02/2006

MADSON & AUSTIN
GATEWAY TOWER WEST
SUITE 900
15 WEST SOUTH TEMPLE
SALT LAKE CITY, UT 84101

EXAMINER

CHAUDRY, MUJTABA M

ART UNIT	PAPER NUMBER
----------	--------------

2133

DATE MAILED: 05/02/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/612,678	Applicant(s) MAR ET AL.	
	Examiner Mujtaba K. Chaudry	Art Unit 2133	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 13 March 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-19 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-19 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Applicants' response was received March 13, 2006.

- Claims 1-19 are pending.
- Claims 1, 6 and 14 are amended.
- Abstract submitted with amendments is accepted.
- Specification is objected to.

Application pending.

Response to Amendment

Applicant's arguments/amendments with respect to amended claims 1, 6 and 14 and previously presented claims 2-5, 7-13 and 15-19 filed March 13, 2006 have been considered but not persuasive. All arguments have been fully considered but are not persuasive. The Examiner would like to point out that this action is made final (See MPEP 706.07a).

Applicant contends, "...prior arts of record do not teach or suggest the target levels sets are different from on another..." The Examiner respectfully disagrees. For example, Itakura teaches (col. 7, lines 8-33 and Figure 1) the ACS-SM normalization circuit 4 comprises 64 unitary processing circuits 11.sub.1 to 11.sub.64. This **ACS-SM normalization circuit 4, according to the branch metric supplied from the branch metric calculation circuit 3 and the state metric (accumulation) supplied from the state metric storage circuit 6, adds, with respect to each of four paths coming into a state, the Hamming distance (branch metric)**

between the received code and the path and the accumulation (state metric) of the branch metrics up to the preceding stage to obtain the sum, compares the sums for the four paths, and selects, according to the results of comparison, the sum having the maximum likelihood. The ACS-SM circuit 4 then supplies the selected content to the path memory circuit 7, and further, when there is no normalization command signal ("0" signal) output from the normalization command circuit 5, supplies the above obtained sum as it is to the normalization command circuit 5 and the state metric storage circuit 6 as a newly obtained accumulation (state metric). When there is a normalization command signal output from the normalization command circuit 5, the ACS-SM circuit 4 normalizes the above obtained sum so as to obtain a value within a preset range and supplies it to the normalization command circuit 5 and to the state metric storage circuit 6 as a newly obtained accumulation (state metric). Since comparison is performed to determine the likely path, the target values have to be different, inherently.

The Examiner disagrees with the Applicant and maintains rejections with respect to amended claims 1, 6 and 14 and previously presented claims 2-5, 7-13 and 15-19. All arguments have been considered. It is the Examiner's conclusion that amended claims 1, 6 and 14 and previously presented claims 2-5, 7-13 and 15-19, as presented, are not patentably distinct or non-obvious over the prior art of record. See office action:

Specification

The disclosure is objected to because of the following informalities:

Art Unit: 2133

- On page 2 of the specification there are “symbols” which are not comprehensible.

For example, Table 1 of paragraph 0004.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35

U.S.C. 103(a) are summarized as follows:


1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 1-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Katsuragawa et al. (USPN 5907586) further in view of Itakura et al. (USPN 5418795).

As per claim 1, Katsuragawa et al. (herein after referred to as one entity: Katsuragawa) substantially teaches (abstract) a method and a device for signal decision, a receiver and a channel condition estimating method for a coding communication system are disclosed. A plurality of add, compare and select (ACS) circuits each sequentially determines metrics at a particular trellis tracing rate assigned thereto. The metrics are sequentially added in order to select the most probable path. An M break-up circuit 30 compares the path metrics of the most probable paths and breaks up unlikely paths over a plurality of circuits. The path metrics of probable paths are sequentially written to respective metric memories and again fed to the ACS circuits for trellis tracings. This is repeated until the M break-up circuit 30 selects M paths out of

Art Unit: 2133


paths fed from N ($N > M$) ACS circuits. The M paths are delivered to a decision circuit while survivor paths are written to respective path memories. The decision circuit selects one of the M path metrics having the smallest value, reads the path out of the path memory, traces it back, and then outputs decoded bits via an output terminal. Particularly, Katsuragawa teaches (Figure 7) a branch metric unit 450, a add-compare-select unit 460, a metric memory 470, a decision unit 490 and a survivor memory 480.

Fig. 7

Katsuragawa does not explicitly teach a multi-data input as stated in the present application.

However, Itakura et al. (herein after referred to as one entity: Itakura), in an analogous art, teaches a Viterbi decoding apparatus includes a branch metric calculation circuit for calculating a branch metric for a plurality of time slots at one time by an add-compare-select-

FIG. 11




Art Unit: 2133

Itakura teaches (Figure 1) a multi-data input for the decoding device. Therefore, it would have been obvious to one of ordinary skill in the art the time the invention was made to modify the teachings of Katsuragawa by having a multi-data input for the decoding device. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that by having a multi-data input for the decoding device would have increased decoding speed.

As per claim 2, Katsuragawa substantially teaches, in view of above rejection, (Figure 7 and cols. 15-16) the difference delta an index showing what kinds of paths are compared and selected at each of the consecutive branches. The difference or index and the path selected are fed to the path update circuit 490 while the path metric of the path selected is written to the metric memory 470.

As per claims 3 and 8, Itakura substantially teaches, in view of above rejection, (Figure 2) a plurality of accumulators, comparators and selectors.



As per claims 4 and 5, Katsuragawa substantially teaches, in view of above rejection, (Figure 1) a plurality of path memories.

As per claim 6, Katsuragawa et al. (herein after referred to as one entity: Katsuragawa) substantially teaches (abstract) a method and a device for signal decision, a receiver and a channel condition estimating method for a coding communication system are disclosed. A plurality of add, compare and select (ACS) circuits each sequentially determines metrics at a particular trellis tracing rate assigned thereto. The metrics are sequentially added in order to select the most probable path. An M break-up circuit 30 compares the path metrics of the most probable paths and breaks up unlikely paths over a plurality of circuits. The path metrics of probable paths are sequentially written to respective metric memories and again fed to the ACS circuits for trellis tracings. This is repeated until the M break-up circuit 30 selects M paths out of paths fed from N ($N > M$) ACS circuits. The M paths are delivered to a decision circuit while

Art Unit: 2133

survivor paths are written to respective path memories. The decision circuit selects one of the M path metrics having the smallest value, reads the path out of the path memory, traces it back, and then outputs decoded bits via an output terminal. Particularly, Katsuragawa teaches (Figure 7) a branch metric unit 450, a add-compare-select unit 460, a metric memory 470, a decision unit 490 and a survivor memory 480.

Katsuragawa does not explicitly teach a multi-data input as stated in the present application.

However, Itakura et al. (herein after referred to as one entity: Itakura), in an analogous art, teaches a Viterbi decoding apparatus includes a branch metric calculation circuit for calculating a branch metric for a plurality of time slots at one time by an add-compare-select-state-metric (ACS-SM) calculation circuit for performing add-compare-select (ACS) calculation an add-compare-select-state-metric calculation circuit according to a branch metric for a plurality of time slots obtained by the branch metric calculation circuit and a state metric in the preceding stage at intervals of a plurality of time slots, and a maximum likelihood sequence decision circuit for decoding input data according to the content of the path obtained through the ACS calculation, wherein on the outside of a loop composed of the ACS-SM normalization circuit and a state metric storage circuit, there is provided a normalization command circuit, whereby a decision as to the necessity for normalization, a setting of the timing of normalization, and the like are performed, and, when it is decided that normalization is necessary, the state metric normalized through a bit shifting process in the ACS-SM normalization circuit is selected before at least any one of the state metrics overflows and the selected state metric is output as a new state metric. Itakura teaches (Figure 1) a multi-data input for the decoding device. Therefore, it

would have been obvious to one of ordinary skill in the art the time the invention was made to modify the teachings of Katsuragawa by having a multi-data input for the decoding device. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that by having a multi-data input for the decoding device would have increased decoding speed.

As per claim 7, Katsuragawa substantially teaches, in view of above rejection, (Figure 7 and cols. 15-16) the difference delta an index showing what kinds of paths are compared and selected at each of the consecutive branches. The difference or index and the path selected are fed to the path update circuit 490 while the path metric of the path selected is written to the metric memory 470.

As per claims 9-13 , Katsuragawa substantially teaches, in view of above rejection, (Figure 7) the metric memory 470 may advantageously be implemented by a plurality of latch circuits capable of sequentially updating the path metrics selected by the ACS circuit 460, and feeding back the updated path metrics to the ACS circuit 460 branch by branch, as in the previous embodiment. The path memory 480 sequentially updates the path selected by the ACS circuit 460. Particularly, in this embodiment, the path memory 480 stores the reliability information of the path together with the path.

As per claim 14, Katsuragawa et al. (herein after referred to as one entity: Katsuragawa) substantially teaches (abstract) a method and a device for signal decision, a receiver and a channel condition estimating method for a coding communication system are disclosed. A plurality of add, compare and select (ACS) circuits each sequentially determines metrics at a particular trellis tracing rate assigned thereto. The metrics are sequentially added in order to

Art Unit: 2133

select the most probable path. An M break-up circuit 30 compares the path metrics of the most probable paths and breaks up unlikely paths over a plurality of circuits. The path metrics of probable paths are sequentially written to respective metric memories and again fed to the ACS circuits for trellis tracings. This is repeated until the M break-up circuit 30 selects M paths out of paths fed from N ($N \geq M$) ACS circuits. The M paths are delivered to a decision circuit while survivor paths are written to respective path memories. The decision circuit selects one of the M path metrics having the smallest value, reads the path out of the path memory, traces it back, and then outputs decoded bits via an output terminal. Particularly, Katsuragawa teaches (Figure 7) a branch metric unit 450, a add-compare-select unit 460, a metric memory 470, a decision unit 490 and a survivor memory 480.

Katsuragawa does not explicitly teach a multi-data input as stated in the present application.

However, Itakura et al. (herein after referred to as one entity: Itakura), in an analogous art, teaches a Viterbi decoding apparatus includes a branch metric calculation circuit for calculating a branch metric for a plurality of time slots at one time by an add-compare-select-state-metric (ACS-SM) calculation circuit for performing add-compare-select (ACS) calculation an add-compare-select-state-metric calculation circuit according to a branch metric for a plurality of time slots obtained by the branch metric calculation circuit and a state metric in the preceding stage at intervals of a plurality of time slots, and a maximum likelihood sequence decision circuit for decoding input data according to the content of the path obtained through the ACS calculation, wherein on the outside of a loop composed of the ACS-SM normalization circuit and a state metric storage circuit, there is provided a normalization command circuit, whereby a

decision as to the necessity for normalization, a setting of the timing of normalization, and the like are performed, and, when it is decided that normalization is necessary, the state metric normalized through a bit shifting process in the ACS-SM normalization circuit is selected before at least any one of the state metrics overflows and the selected state metric is output as a new state metric. Itakura teaches (Figure 1) a multi-data input for the decoding device. Therefore, it would have been obvious to one of ordinary skill in the art the time the invention was made to modify the teachings of Katsuragawa by having a multi-data input for the decoding device. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that by having a multi-data input for the decoding device would have increased decoding speed.

As per claim 15, Katsuragawa substantially teaches, in view of above rejection, (Figure 7 and cols. 15-16) the difference delta an index showing what kinds of paths are compared and selected at each of the consecutive branches. The difference or index and the path selected are fed to the path update circuit 490 while the path metric of the path selected is written to the metric memory 470.

As per claims 16-19, Katsuragawa substantially teaches, in view of above rejection, a convolutional encoder 130 transforms the 1.2 kbps, 2.4 kbps, 4.8 kbps and 9.6 kbps speech codes to convolutional codes having rates of 2.4 kilosymbols per second (ksps), 4.8 ksps, 9.6 ksps and 19.2 ksps, respectively. In this specific arrangement, the convolutional encoder 130 is a rate 1/2 encoder for transforming each bit of the speech code to a two-bit one-symbol convolutional code with a preselected algorithm. A repeat circuit 140 repeats the 2.4 ksps signal eight consecutive times. The repeat circuit 140 repeats the 4.8 ksps signal four consecutive times. Further, the

Art Unit: 2133

repeat circuit 140 repeats the 9.6 ksps signal twice. As a result, all the signals of 2.4 ksps to 19.2 ksps are output from the repeat circuit 140 with the common rate of 19.2 ksps. In this sense, the repeat circuit 140 plays the role of a rate converting circuit. The 19.2 ksps signals are fed to an interleaver or signal convert circuit 150.

Art Unit: 2133


Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). Additional pertinent prior art, Choi is cited which the Applicants may find useful.

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiries concerning this communication should be directed to the examiner, Mujtaba Chaudry who may be reached at 571-272-3817. The examiner may normally be reached Mon – Thur 6:30 am to 4:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, please contact the examiner's supervisor, Albert DeCady at 571-272-3819.


Mujtaba Chaudry
Art Unit 2133
April 26, 2006


ALBERT DECADY
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100